TSMC

TSMC Shares Major EUV Chipmaking Lead and Plans For 2nm Production Plant

At this year’s TSMC Technology Symposium, the company took the opportunity to update its customers and industry onlookers on the semiconductor manufacturer’s latest developments in regards to its newest technologies and manufacturing roadmaps. As part of a regular presentation, the foundry updated us on its status on it’s current leading-edge manufacturing technologies, the N7, N5 and their respective derivatives such as N6 and N5.

During the Taiwan Semiconductor Manufacturing Company’s (TSMC) 2021 Online Technology Symposium, the company’s senior vice president for operations, Mr. Y.P. Chin, shared important details for his company’s chip manufacturing capacity and progress with extreme ultraviolet (EUV) lithography. TSMC houses half of the world’s EUV machines and was responsible for moving more than half of global silicon wafers manufactured through the latest technology, outlined Mr. Chin. He also shared details about TSMC’s manufacturing prowess with its latest technologies and the fab’s progress with its 3nm, 2nm manufacturing facilities alongside a planned chip fabrication campus in Arizona.

TSMC segregates their leading-edge manufacturing nodes into three product “families”: 7nm, 5nm and the upcoming 3nm manufacturing node. As many will have noted through a wide range of products over the last couple of years, TSMC’s 7nm node introduction and mass manufacturing starting in 2018 was a true tour de force for the foundry, carving out a significant leadership in the industry that the nearest competitors have been struggling to keep up with to this day.

To date, TSMC has shipped over 1 billion 7nm chips, and the 7nm family is regarded as being extremely mature, with the foundry now focusing on ramping up 5nm products and upcoming 3nm advanced nodes.

In terms of 7nm family capacity, starting in 2021 the yearly installed capacity is truly starting to slow down significantly as many customers migrate over to the more advanced process nodes.

Forecast capacity projections for 2021 only include a 14% increase in 7nm family capacity – starting a slow pace that’s likely to mimic the foundry’s capacity progression for the older 16nm process family.

Although many customers are shifting towards 5nm and below, the 7nm family will remain very significant for revenue, manufacturing capacity, and customer value. The N6 node is an evolutionary design of the previous N7 node variations and simplifies the manufacturing steps by introducing light usage of EUV layers.

What’s been extremely surprising to see is the rate of adoption of N6 and how it is replacing N7 manufacturing volume: In 4Q20 the N6 node only accounted for 15% of the whole 7nm family manufacturing capacity, while this is expected to reach 48-50% one year later by 4Q21. This means that as we’re speaking, we’re seeing a lot of new ramps of brand-new high-volume N6 products, which is quite interesting. The usual suspects would be vendors such as MediaTek and their newest Dimensity SoCs, but we’ve also seen Qualcomm reveal 6nm mid-range SoC designs such as the Snapdragon 778G. We’ve yet to hear about N6 production from PC or HPC vendors, but given the large volume ramp, one could very well imagine that there must be some new products in those industry sectors as well.

5nm Capacity to Quadruple by 2023 over 2020

TSMC’s 5nm process node has been in mass production since 2020, and notably powers hundreds of millions of new SoCs powering Apple’s A14 chips in the iPhone 12 series as well as the new M1 Mac chip. Although HiSilicon was a lead customer of TSMC at 5nm, TSMC had halted all production for the company last September due to trade restrictions. TSMC today updates that it has shipped 500k N5 wafers, which would roughly represent a few hundred million chips. While this lead to Apple essentially having sort of exclusivity for the N5 node in 2020, as more companies are starting to ramp up their 5nm products TSMC will need to ramp up a lot more production capacity, which the company is heavily investing in:

For the full year of 2021, TSMC expects to rapidly double on their 2020 wafer capacity, and further increasing that by 75% in 2022. By 2023 the company forecasts a quadrupling of the 2020 capacity, and that would still be before the company’s new 5nm Arizona manufacturing plant is scheduled to go online and add a further 20k wafers/month of capacity.

TSMC’s N5 ramp is going extremely well, and as reported back at last year’s Technology Symposium, has reached better yields than the 7nm family process technology nodes ever have. The company here largely points out to simplified manufacturing steps thanks to more extensive usage of EUV layers compared to its 7nm DUV and EUV nodes. In an industry where the competition is struggling to ramp up yields on the latest leading-edge nodes, this is truly an astonishing feat by TSMC which should further cement the foundry’s current dominance.

The foundry is well aware of this fact and proudly demonstrates its technical prowess through an extremely interesting metric: Although TSMC “only” has 50% of the worldwide EUV machine install base, the company actually represents 65% share of the cumulative shipped EUV wafers, meaning that it’s making much more effective usage of its install capacity.

TSMC states that it’s been using an in-house developed pellicle for its EUV nodes since 2019 and more extensively in 2020. In comparison, ASML and Mitsui Chemicals only had recently a few months ago announced that they’re only planning to start volume sales of their own pellicle in 2Q21, essentially right now at the time of this article. TSMC doesn’t state any technical details of their in-house pellicle, but if the N5 yields are to be a sign of the results, then it must be an important part of TSMC’s current success at leading edge nodes.

The company also noted that it’s been continuously improving EUV mask lifetime – meaning the amount of time that a mask is useable before it has to be replaced or repaired, pointing out that it is forecasting that it will roughly catch up with DUV mask lifetimes in 2021. In other words, it means that up until now, EUV masks had notably worse lifetime that would result in less manufacturing throughput due to downtime.

N4: Small Optical Shrink of N5

TSMC’s N4 node is a rather straightforward migration path from N5, leveraging iterative improvements in the process.

The company states that N4 promises a 6% density improvement over N5, achieved through optical shrinks of the logic, std cell library improvements and design rule pushes for tighter area usage. It’s stated that we’ll be seeing lower manufacturing process complexity through the reduction of masks, although not detailing the exact changes.

N4 representing smaller iterative changes has the benefit that yields are essentially roughly picking up where N5 is currently tracking at. This fact, along with the simplified process complexity would largely indicate that the N4 could well represent a similar shift from N5 that N6 currently is undergoing over N7, with many customers shifting over the new improved node.

TSMC Is Acquiring Land For Building Chip Fabrication Plants For Its N2 Process Family

Sharing plans for TSMC’s construction progress and plans for its next-generation 3nm process and the N2 node, the executive outlined that phases 5, 6, 7 and 8 of its Fab 18 in its Tainan site will be responsible for N3 production. TSMC also plans to expand its N5 production at the Tainan campus by building the Fab 18’s phase four. The fab is currently responsible for manufacturing N5 products, and the expansion will enable the company to meet its long-term objective of increasing N5 production.

Delving deeper into the fab’s EUV capacity, Mr. Chin stated that TSMC expects to double its EUV pellicle capacity and increase mask lifetime to mirror DUV (Deep Ultraviolet lithography, EUV’s predecessor) by the end of this year. In the chip fabrication process, a mask is a blueprint of the circuits that a machine prints on a silicon wafer, and a pellicle is a cover designed to protect the end-product design from any defects due to pollutants or impurities. EUV masks are generally limited to a set number of wafers, following which a new mask is needed, and TSMC’s mask lifetime increase will reduce the manufacturing cost of its latest chip processes.

He also confirmed that TSMC plans to build a new chip fab for manufacturing semiconductors with its N2 process family, which, based on precedent, should cover its 2nm chip manufacturing process. This plant will be located in Taiwan’s Hsinchu sector, and it will be dubbed Fab 20. The first phase of its construction plans includes four phases, and Mr. Chin stated that his company is currently acquiring land for the project.

Kiran Fernandes

Kiran is your friendly neighbourhood tech enthusiast who's passionate about all kinds of tech, goes crazy over 4G and 5G networks, and has recently sparked an interest in sci-fi and cosmology.

Related Articles

Leave a Reply

Your email address will not be published.

This site uses Akismet to reduce spam. Learn how your comment data is processed.

Back to top button

Adblock Detected

Please consider supporting us by disabling your ad blocker